Calendar
Posts organized
by date.00:00
Superscalar Processors: Register Renaming, Reorder Buffers, and How Modern Cores Extract ILP
00:00A microarchitectural deep dive into superscalar execution: register renaming, the reorder buffer, reservation stations, and the issue queue, examining how Haswell, M1, and Zen4 extract instruction-level parallelism from sequential code.
The Complexity Of The Coin Change Problem: Dynamic Programming Vs. Greedy For Different Denominations
A comprehensive technical exploration of the complexity of the coin change problem: dynamic programming vs. greedy for different denominations, covering key concepts, practical implementations, and real-world applications.