CHERI and Capability Hardware: Memory Safety at the Gate LevelHow CHERI Concentrate compression, the load barrier for temporal safety, and the Arm Morello prototype are reshaping what it means to build a secure processor — and why formal verification of capability integrity is the hard part.
